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Abstract—The Cascaded H-Bridge (CHB) topology is widely
employed in high power and high voltage applications due
to advantages of the low dv/dt, the low EMI noise, and the
low filter inductance. An issue of this modular system is the
possible unequal thermal stress of the power semiconductors
in the cells, which is affecting the reliability and leads to
maintenance costs and down-times. In this paper, the seven-level
CHB topology is considered and the modulation strategy based
on the Discontinuous PWM (DPWM) is proposed to improve the
reliability by reducing the switching losses of a cell experiencing
premature wear-out.
Index Terms—Multilevel converter, Cascaded H-bridge, Relia-
bility, Modulation strategy, Discontinuous PWM
I. INTRODUCTION
The two-level Voltage Source Inverter (VSI) has been em-
ployed in various applications so far and it is a well-established
topology. However, in the high power and high voltage appli-
cations [1]–[5], the two-level VSI suffers from the relatively
large switching loss and large EMI. As an alternative, the
multilevel structure has been extensively studied due to the
reduced dv/dt stress and thus smaller filter size in comparison
to the two-level structure [6]–[8]. The most popular multilevel
converter topologies can be generally categorized into three
architectures: the Neutral Point Clamped (NPC) structure, the
Flying Capacitor clamped (FC) structure, and the Cascade H-
Bridge (CHB) structure [9], [10]. However, in the following
work, the CHB converter is considered due to its advantage
in comparison with others. One of the advantage is that less
components are required for the same output voltage levels,
by eliminating the clamping diodes and the flying capacitors.
The reliability has always constituted an important part
of the power electronics design. The literature based on the
physics of failure approach has claimed that the reliability is
closely associated with the thermal stress, consequent with the
power profile [11], [12]. According to a commonly applied
lifetime model, the failures occur when the accumulated ther-
mal stress exceeds the device’s strength [12]. Hence, one of the
possibility to prevent failures is to increase the component’s
strength against the thermal stress, whereas another possibility
is to reduce the applied stress. In addition to the latter concept,
the thermal stress can be redistributed in such a way, that
the components with lower expected lifetimes are unloaded,
whereas cells with higher remaining lifetimes are loaded
higher [13], [14].
In this paper, the modulation strategy to improve the relia-
bility of the CHB converter is proposed, and it is based on the
Discontinuous PWM (DPWM). Assuming that one of the cells
is experiencing a premature wear-out, its thermal stress can be
reduced by the proposed method without affecting the normal
operation. The reliability of the power converter is described to
motivate the proposed method in section II. In section III, the
principle of the method is introduced and analyzed in terms of
the Total Harmonic Distortion (THD). The effect on the loss
distribution are simulated as well. In section IV, the feasibility
of the proposed method and the reduction of thermal stress
are experimentally verified and finally, section V concludes
this paper.
II. RELIABILITY OF POWER SEMICONDUCTOR
It has been proved that the reliability of power semicon-
ductors is closely associated to the thermal behavior, and the
reliability can be evaluated based on a physics of failure
approach [15]. Therefore, the number of cycles to failure
N f can be expressed with regard to the junction temperature
fluctuation Tj and the average junction temperature Tj,mean as
N f = a1 · (∆Tj)−a2 · e
a3
Tj,mean (1)
where a1 and a2 are parameters determined by experimental
data and related with physical characteristics of a power
module, a3 is a constant which can be calculated with the
activation energy and the Boltzmann constant. This equation
lifetime model does only a single magnitude of a thermal
cycles, which is not sufficient to estimate the lifetime based on
a real mission profile. In this case, the Miner rule is commonly
applied with linear damage accumulation as shown in (2).
C =
inf
∑
i=0
ni
Ni
≤ 1 (2)
In this equation, Ni is the number of cycles to failure in
the stress range i and ni the number of detected cycles in the
ithstress range. As soon as the accumulated damage C= 1, the
device is expected to fail.
In stationary conditions, the junction temperature of a power
semiconductor Tj can be expressed with
Tj = TC+Rth,JC ·Ploss,tot (3)
where TC represents the case temperature, Rth,JC is the thermal
resistance between junction and case and Ploss,tot is the total
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loss of the power semiconductors. The overall losses Ploss,tot
are divided into conduction loss Ploss,cond and switching loss
Ploss,sw.
Ploss,tot = Ploss,cond +Ploss,sw (4)
According to (3), the junction temperature is solely depen-
dent on the power losses, as the thermal resistance is constant
and the case temperature settles depending on the junction
temperature and the thermal properties of the cooling path.
Hence, it is concluded that the losses determine the junction
temperature and consequently the lifetime of the system.
A possible method to reduce selectively the losses in a part
of the fundamental period is the DPWM since the switching
loss can be reduced by clamping the output voltage to either
the positive or negative dc-link for a certain time [16], [17].
In addition, considering the modular structure, one of the
cells could be required to be repaired due to the premature
deterioration. Therefore, it is of interest to reduce the thermal
stress of the weak cell in order to prolong the lifetime of the
entire converter. The DPWM can allow to reduce such thermal
stress by reducing the losses.
III. PROPOSED MODULATION STRATEGY
A. Principle of the proposed modulation strategy
The conventional DPWM methods are generally achieved
by adding the offset voltage to the Continuous PWM (CPWM)
[18], [19]. The devices are switched in the whole modulating
signal of the CPWM, whereas the devices are not switched
during the clamping period by the DPWM. Hence, the switch-
ing losses can be reduced. Furthermore, since the highest
switching losses are generated during the clamping period
when the power factor is one, the generated loss can be
significantly reduced. Although the 60° DPWM is considered
in the following sections, other methods such as 30°, 60°
(±30°), and 120° DPWM can be utilized as well [20], [21].
As shown in Fig. 1, the proposed DPWM method has two
modulating signals. The two signals are named as NS-DPWM
(Fig. 1(a)) and S-DPWM (Fig. 1(b)), where the acronym NS
means non-switching and the acronym S represents switching.
The NS-DPWM is synthesized by the sum of the fundamental
voltage reference vre f , f und and the positive offset voltage
vo f f ,p, whereas the S-DPWM is generated by the sum of the
fundamental voltage reference and the negative offset voltage
vo f f ,n.
The basic concept of the method and power flows among
cells are shown in Fig. 2. For instance, it is assumed that
the cell 1 (with diagonal line) is experiencing the premature
deterioration. The weak cell is modulated with the NS-DPWM
in order to reduce the generated losses while others adopt
the S-DPWM so that the offset voltage can be completely
compensated as shown in (5). Therefore, the output power
has only a fundamental component.
vo f f ,p1 = vo f f ,n2 + vo f f ,n3 (5)
Here, vo f f ,p1 is the positive offset voltage from the cell 1
and vo f f ,n2, and vo f f ,n3 are the negative offset voltage of cell 2
and cell 3, respectively. Moreover, it should be mentioned that
the cells modulated by the S-DPWM are unaffected in terms
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Fig. 1: Principle of the proposed DPWM method which allows
two variants; (a) non-switching and (b) switching.
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Fig. 2: Power flow when cell 1 is experiencing the premature
deterioration.
of the thermal stress, namely, the loss distribution remains
identical to the CPWM.
The positive offset voltage vo f f ,p can be obtained as (6) and
this equation is graphically shown in Fig. 3.
vo f f ,p =

vre f , f und−mimax if vre f , f und > vset
vre f , f und−mimin if vre f , f und <−vset
0 if −vset < vre f , f und < vset
(6)
In here, mimax and mimin are the available maximum and
the minimum modulation index, respectively, and the clamping
angle is determined by vset found as
vset = mi · cos
(
60°
2
)
(7)
where mi is the modulation index and the clamping angle is set
to 60°. The offset voltage is utilized to obtain the modulation
signals in Fig. 1. For the NS-DPWM, the final modulation
signal vre f ,ns is determined by the sum of the fundamental
reference and the positive offset voltage. The S-DPWM signal
is obtained by summing up the fundamental reference and the
negative offset voltage as shown in (8). It should be pointed
out that the negative offset voltage is divided by two, which
is the number of the healthy cells in this case.{
vre f ,ns = vre f , f und + vo f f ,p
vre f ,s = vre f , f und +
vo f f ,n
2 = vre f , f und−
vo f f ,p
2
(8)
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Fig. 3: Fundamental voltage reference and offset voltage.
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Fig. 4: Output current waveform by (a) Continuous PWM and
(b) the proposed method.
B. Total harmonic distortion analysis
The phase-shifted carriers are used to implement the pro-
posed method. The major advantage of the phase-shifted
carrier modulation is the outstanding performance in terms
of the Total Harmonic Distortion (THD) due to a higher
equivalent switching frequency. Considering the seven-level
CHB converter, the equivalent switching frequency is six times
higher. The current waveform of the CPWM with the phase-
shifted modulation is shown in Fig. 4(a), when the carrier
frequency is fc. As mentioned above, the switching ripple
frequency is 6 fc. In order to verify the influence of the
proposed method, the current waveform is simulated in Fig.
4(b) as well. In contrast with the previous one, the current
waveform can be divided into two regions: inside and outside
of the clamping region. Outside the clamping region the ripple
is at 6 fc like in Fig. 4(a), inside the ripple, it is at 2 fc.
The THD is one of the most important factors to evaluate
the power converter’s performance. The proposed method is
compared to the CPWM in terms of THD as a function of
output power as shown in Fig. 5. The normalized values
are used and the 60° clamping region is considered in the
following analysis. The THD of the current is degraded by
1.4 times at nominal power and by 2.8 times at 10 % of
the nominal power. However, this result is expected and the
applicability of the method is for power bigger than 25 %.
C. Loss analysis
The losses directly affect the thermal distribution, which
is demonstrated by using Matlab/Plecs in Fig. 6(a) and (b)
as a function of the carrier frequency and the output power,
×2.8
25 %
×1.4
Fig. 5: Performance of THD in accordance with modulation
methods (clamping angle=60° and carrier frequency=20 kHz).
respectively. In both cases, the total losses are reduced by the
proposed method. Especially, for high output power and high
carrier frequency, the method is more effective. The total loss
is decreased by 10 % with 30 kHz carrier frequency and 100
% output power, and the total losses are reduced by 7.5 %
with 20 kHz and nominal output power.
As it can be seen, the proposed method allows to reduce
the losses, consequent the thermal stress of one cell at the
expenses of the higher THD of the output current.
IV. IMPACT OF THE LOSS REDUCTION ON THE LIFETIME
As it has been shown in the analytical results of Fig. 6 (b),
the losses of the power semiconductors can be decreased by
7.5%, whereby the losses for the IGBTs were decreased by
5.1%. If the loss reduction of one power semiconductor is
being combined with the lifetime model based on the linear
damage accumulation (as expressed in (1)), the thermal cycles
will remain constant in the numbers, but will be reduced in
their magnitude. This is resulting in the new number of thermal
cycles to the failure N
′
f (9), because all the thermal cycles, as
well as their average temperature, are reduced if the overall
maximum losses are reduced:
N
′
f = a1 · (γ ·∆Tj)−a2 · e
a3
T
′
j,mean (9)
For a loss reduction, T
′
j,mean is smaller than the former
average junction temperature, which also has a positive effect
on the lifetime. By using this model for the linear damage
accumulation of (2), the new damage for the system is reduced
as well.
For an estimation about how much stress can be reduced
with the proposed algorithm, the damage of the two different
cases are compared. One case uses the CPWM and the other
the proposed DPWM. For this comparison, linear damage
accumulation is applied with the coefficients of the LESIT
results [22]. To demonstrate the principle, a mission profile
with varying output power is generated. This is shown in
Fig. 7. For this mission profile, the influence of the CPWM
is investigated and compared with the proposed method. As
it can be seen in the figure, the loss distribution of each
cell is same with the CPWM, whereas the loss of the cell
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Fig. 6: Loss distribution in accordance with (a) carrier frequency (with nominal power) and (b) output power (with 20 kHz
carrier frequency).
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Fig. 7: Demonstration of the impact of the proposed method on the lifetime expectation of the power semiconductors.
A is reduced by the proposed method. As a result, the
power distribution among the cells is kept constant for all
cells in both cases. However, the loss reduction achieved
with the proposed method affects a reduction of the junction
temperature of the power semiconductors in the cell A. Even,
if this is only achieved by some percentages, the magnitude
of all thermal cycles is being reduced. To quantify this by
means of a potential increase of the lifetime for these power
semiconductors, the Rainflow counting algorithm is applied to
extract the thermal cycles. These cycles are used in the lifetime
model of (2). As a result, the damage for the cell A with the
application of the proposed method, the damage is decreased
to 64% of its prior value with CPWM. Consequently, it has
been found that the damage is reduced and the lifetime has
been increased by the inverse of this damage, resulting in a
lifetime increase of 56%. As a consequence, after activating
the proposed algorithm, the thermal stress of a weak cell can
be decreased, leading to this lifetime extension. Instead, the
losses in the other cells are not affected and thus the lifetime
of their components remains unaffected.
V. EXPERIMENTAL RESULTS
The experimental setup is developed as shown in Fig. 8.
It consists of the seven-level CHB converter with three open
power modules, a temperature monitoring system, an electrical
load, and dc sources. The electrical specification of the power
module is 1200 V / 25 A and the total dc-link voltage is 450
V (150 V dc-link voltage of each cell).
The feasibility of the proposed method is verified in ex-
periment. The duty cycles for each cell, the output current,
and its FFT analysis are shown in Fig. 9. The output current
of both methods is sinusoidal, but as pointed out in previous
section, the dominant switching ripple frequency is 6 fc with
the CPWM while 2 fc for the proposed method.
The dynamic response is verified in Fig. 10, when the mod-
ulation method is switched from the CPWM to the proposed
one. The transfer can be seamlessly conducted without any
special technique.
In order to verify the effect of the proposed method, the
junction temperature of the power module is measured by
fiber optic sensors "OTG-A" and signal conditioner "ProSens",
when the carrier frequency is 23 kHz and the output current
3244
Modulated by S-DPWM
60º 120º 0º 0º 
Modulated by NS-DPWM
2.7 K
4.7 K
IGBT junction temperature
Time (min)
Ju
n
ct
io
n
 t
em
p
er
at
u
re
 (
ºC
)
(a)
60º 120º 0º 0º 
Modulated by S-DPWM
3.2 K
6.1 K
Diode junction temperature
Time (min)
Ju
n
ct
io
n
 t
em
p
er
at
u
re
 (
ºC
)
Modulated by NS-DPWM
(b)
Fig. 11: Junction temperature of power module with 23 kHz carrier frequency and at Vout=230 V / Iout=11.2 Arms. (a) IGBT
and (b) freewheeling diode.
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Fig. 8: Experimental setup with open power modules and
monitoring system.
is 11.2 Arms. In Fig. 11(a) and (b), the junction temperature
of IGBT and freewheeling diode is shown, respectively. The
junction temperature of the module operated with the NS-
DPWM is reduced with an increased clamping angle, while
the temperature of the module operated with the S-DPWM
maintains similar level. As shown in Fig. 11 (a), the IGBT
junction temperature is reduced approximately 2.7 K with the
60° clamping angle and 4.7 K with the 120° clamping angle. In
case of diode as shown in Fig. 11 (b), the junction temperature
decreases approximately 3.2 K and 6.1 K by the 60° and 120°
clamping angle, respectively.
VI. CONCLUSION
In this work, the modulation strategy based on the discon-
tinuous PWM was proposed in order to improve the reliability
of the CHB converter. With the proposed method, the thermal
stress of a designated cell experiencing premature wear-out
can be reduced, possibly extending the lifetime of the system.
Duty cycle, 
cell 1 and 2
Duty cycle, 
cell 3
Output 
current
2· fc 4· fc
6· fc
FFT analysis of output current
(a)
Duty cycle, 
cell 1 and 2
Duty cycle, 
cell 3
Output 
current
60º 
60º 
2· fc
4· fc
6· fc
FFT analysis of output current
(b)
Fig. 9: Duty cycles, output current, and FFT analysis of (a)
CPWM and (b) proposed method.
Switch to the proposed method
Fig. 10: Dynamic response (switch from CPWM to the pro-
posed method).
It was shown, that the lifetime can be increased by more than
50%, while the total losses of the cell are reduced by 7.5%. As
an expense for the obtained increase of the lifetime, the THD
of the current increases by the factor of 1.4 at nominal output
power. The proposed method was experimentally validated by
3245
performing spectral analysis of the output current and junction
temperature measurements of the power semiconductors in the
CHB converter.
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